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Verilog-A based cryogenic bulk CMOS
(complementary metal oxide semicon-
ductor) compact models are built for
state-of-the-art silicon CMOS processes.
These models accurately predict device
operation at cryogenic temperatures
down to 4 K. The models are compatible
with commercial circuit simulators. The
models extend the standard BSIM4
[Berkeley Short-channel IGFET (insu-
lated-gate field-effect transistor ) Model]
type compact models by re-parameteriz-
ing existing equations, as well as adding
new equations that capture the physics
of device operation at cryogenic temper-
atures. These models will allow circuit
designers to create optimized, reliable,
and robust circuits operating at cryo-
genic temperatures. 
Circuits that operate reliably at cryo-
genic temperatures are very difficult to
design, because reliable semiconductor
device and circuit models are not avail-
able for these temperatures. The unique
aspect of this problem is the unknown
physical characteristics of devices operat-
ing at cryogenic temperatures. Standard
circuit models such as BSIM4 contain
equations that can only predict device op-
eration near room temperature. There-
fore, new equations and re-parameteriza-
tion of existing equations need to be
done in order to functionalize the opera-
tion of state-of-the-art silicon CMOS de-
vices at cryogenic temperatures.
These models will extend the room-
temperature BSIM4 type compact mod-
els to temperatures as low as 4 K. The
models are developed using the behav-
ioral description language Verilog-A.
Verilog-A allows for change in standard
BSIM equations, re-parameterization of
existing equations, and addition of new
equations that capture the physics of
semiconductor device operation at cryo-
genic temperatures.
Creation of these Verilog-A based
cryogenic models requires the following:
a. Test chip with an array of devices fab-
ricated in the process of interest or
test data for the process;
b. Room and cryogenic temperature
measurement of test chip; 
c. First parameterization of BSIM4
model using room temperature data; 
d. Verilog-A model parameterization
using the developed equations and
using the cryogenic temperature data;
e. Optimization of new model; and 
f. Testing the new model by simulating test
circuits and comparing them with meas-
urements of circuits on the test chip. 
Next, Verilog-A cryogenic CMOS de -
vice models are inserted into a simula-
tor. Circuit simulations are run using 
the new models at temperatures as low
as 4 K. These models work in conjunc-
tion with other standard compact mod-
els without causing any convergence or
other errors in the circuit simulator.
The models can be further modified
to include effects of radiation such as
total ionizing dose at cold temperatures.
These models will be able to predict
long-term reliability of CMOS-based
electronics operating under cryogenic
temperatures in radiation-rich environ-
ments. The new models include the ef-
fect of threshold voltage variation at ex-
treme cold temperatures and variation
in mobility at cryogenic temperatures.
This work was done by Akin Akturk, Sid-
dharth Potbhare, Neil Goldsman, and
Michael Holloway of CoolCAD Electronics for
Goddard Space Flight Center. Further infor-
mation is contained in a TSP (see page 1).
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These models can be used in cryogenic electronics applications such as cooled imagers and
sensors, medical electronics, and remote sensing satellites.
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The task of evaluating obstructions in
the optical throughput of an optical sys-
tem requires the use of two disciplines,
and hence, two models: optical models
for the details of optical propagation,
and mechanical models for determining
the actual structure that exists in the op-
tical system. Previous analysis methods
for creating beam envelopes (or cones
of light) for use in this obstruction analy-
sis were found to be cumbersome to cal-
culate and take significant time and re-
sources to complete. A new process was
developed that takes less time to com-
plete beam envelope analysis, is more ac-
curate and less dependent upon manual
node tracking to create the beam en-
velopes, and eases the burden on the
mechanical CAD (computer-aided de-
sign) designers to form the beam solids.
This algorithm allows rapid genera-
tion of beam envelopes for optical sys-
tem obstruction analysis. Ray trace infor-
mation is taken from optical design
software and used to generate CAD ob-
jects that represent the boundary of the
beam envelopes for detailed analysis in
mechanical CAD software.
Matlab is used to call ray trace data
from the optical model for all fields and
Rapid Process to Generate Beam Envelopes for 
Optical System Analysis
Two models take less time to complete beam envelope analysis.
Goddard Space Flight Center, Greenbelt, Maryland
https://ntrs.nasa.gov/search.jsp?R=20120010435 2019-08-30T20:40:40+00:00Z
